1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186
#[doc = "Reader of register VREGCR"] pub type R = crate::R<u32, super::VREGCR>; #[doc = "Writer for register VREGCR"] pub type W = crate::W<u32, super::VREGCR>; #[doc = "Register VREGCR `reset()`'s with value 0"] impl crate::ResetValue for super::VREGCR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `DIS`"] pub type DIS_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DIS`"] pub struct DIS_W<'a> { w: &'a mut W, } impl<'a> DIS_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Reader of field `SSG`"] pub type SSG_R = crate::R<bool, bool>; #[doc = "Write proxy for field `SSG`"] pub struct SSG_W<'a> { w: &'a mut W, } impl<'a> SSG_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 8)) | (((value as u32) & 0x01) << 8); self.w } } #[doc = "Reader of field `SSW`"] pub type SSW_R = crate::R<bool, bool>; #[doc = "Write proxy for field `SSW`"] pub struct SSW_W<'a> { w: &'a mut W, } impl<'a> SSW_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 9)) | (((value as u32) & 0x01) << 9); self.w } } #[doc = "Reader of field `SSWEVT`"] pub type SSWEVT_R = crate::R<bool, bool>; #[doc = "Write proxy for field `SSWEVT`"] pub struct SSWEVT_W<'a> { w: &'a mut W, } impl<'a> SSWEVT_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 10)) | (((value as u32) & 0x01) << 10); self.w } } #[doc = "Reader of field `SFV`"] pub type SFV_R = crate::R<bool, bool>; #[doc = "Write proxy for field `SFV`"] pub struct SFV_W<'a> { w: &'a mut W, } impl<'a> SFV_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 31)) | (((value as u32) & 0x01) << 31); self.w } } impl R { #[doc = "Bit 0 - Voltage Regulator disable"] #[inline(always)] pub fn dis(&self) -> DIS_R { DIS_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 8 - Spread Spectrum Generator Enable"] #[inline(always)] pub fn ssg(&self) -> SSG_R { SSG_R::new(((self.bits >> 8) & 0x01) != 0) } #[doc = "Bit 9 - Stop Switching"] #[inline(always)] pub fn ssw(&self) -> SSW_R { SSW_R::new(((self.bits >> 9) & 0x01) != 0) } #[doc = "Bit 10 - Stop Switching On Event Enable"] #[inline(always)] pub fn sswevt(&self) -> SSWEVT_R { SSWEVT_R::new(((self.bits >> 10) & 0x01) != 0) } #[doc = "Bit 31 - Store Final Value"] #[inline(always)] pub fn sfv(&self) -> SFV_R { SFV_R::new(((self.bits >> 31) & 0x01) != 0) } } impl W { #[doc = "Bit 0 - Voltage Regulator disable"] #[inline(always)] pub fn dis(&mut self) -> DIS_W { DIS_W { w: self } } #[doc = "Bit 8 - Spread Spectrum Generator Enable"] #[inline(always)] pub fn ssg(&mut self) -> SSG_W { SSG_W { w: self } } #[doc = "Bit 9 - Stop Switching"] #[inline(always)] pub fn ssw(&mut self) -> SSW_W { SSW_W { w: self } } #[doc = "Bit 10 - Stop Switching On Event Enable"] #[inline(always)] pub fn sswevt(&mut self) -> SSWEVT_W { SSWEVT_W { w: self } } #[doc = "Bit 31 - Store Final Value"] #[inline(always)] pub fn sfv(&mut self) -> SFV_W { SFV_W { w: self } } }