1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121

#[doc = "Register `UPCON6` reader"]
pub struct R(crate::R<UPCON6_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<UPCON6_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<UPCON6_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<UPCON6_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Field `RXINE` reader - RXIN Interrupt Enable"]
pub type RXINE_R = crate::BitReader<bool>;
#[doc = "Field `TXOUTE` reader - TXOUT Interrupt Enable"]
pub type TXOUTE_R = crate::BitReader<bool>;
#[doc = "Field `TXSTPE` reader - TXSTP Interrupt Enable"]
pub type TXSTPE_R = crate::BitReader<bool>;
#[doc = "Field `PERRE` reader - PERR Interrupt Enable"]
pub type PERRE_R = crate::BitReader<bool>;
#[doc = "Field `NAKEDE` reader - NAKED Interrupt Enable"]
pub type NAKEDE_R = crate::BitReader<bool>;
#[doc = "Field `ERRORFIE` reader - ERRORFI Interrupt Enable"]
pub type ERRORFIE_R = crate::BitReader<bool>;
#[doc = "Field `RXSTALLDE` reader - RXTALLD Interrupt Enable"]
pub type RXSTALLDE_R = crate::BitReader<bool>;
#[doc = "Field `RAMACERE` reader - RAMACER Interrupt Enable"]
pub type RAMACERE_R = crate::BitReader<bool>;
#[doc = "Field `NBUSYBKE` reader - NBUSYBKInterrupt Enable"]
pub type NBUSYBKE_R = crate::BitReader<bool>;
#[doc = "Field `FIFOCON` reader - FIFO Control"]
pub type FIFOCON_R = crate::BitReader<bool>;
#[doc = "Field `PFREEZE` reader - Pipe Freeze"]
pub type PFREEZE_R = crate::BitReader<bool>;
#[doc = "Field `INITDTGL` reader - Data Toggle Initialization"]
pub type INITDTGL_R = crate::BitReader<bool>;
#[doc = "Field `INITBK` reader - Bank Initialization"]
pub type INITBK_R = crate::BitReader<bool>;
impl R {
    #[doc = "Bit 0 - RXIN Interrupt Enable"]
    #[inline(always)]
    pub fn rxine(&self) -> RXINE_R {
        RXINE_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - TXOUT Interrupt Enable"]
    #[inline(always)]
    pub fn txoute(&self) -> TXOUTE_R {
        TXOUTE_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - TXSTP Interrupt Enable"]
    #[inline(always)]
    pub fn txstpe(&self) -> TXSTPE_R {
        TXSTPE_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - PERR Interrupt Enable"]
    #[inline(always)]
    pub fn perre(&self) -> PERRE_R {
        PERRE_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - NAKED Interrupt Enable"]
    #[inline(always)]
    pub fn nakede(&self) -> NAKEDE_R {
        NAKEDE_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - ERRORFI Interrupt Enable"]
    #[inline(always)]
    pub fn errorfie(&self) -> ERRORFIE_R {
        ERRORFIE_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - RXTALLD Interrupt Enable"]
    #[inline(always)]
    pub fn rxstallde(&self) -> RXSTALLDE_R {
        RXSTALLDE_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 10 - RAMACER Interrupt Enable"]
    #[inline(always)]
    pub fn ramacere(&self) -> RAMACERE_R {
        RAMACERE_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 12 - NBUSYBKInterrupt Enable"]
    #[inline(always)]
    pub fn nbusybke(&self) -> NBUSYBKE_R {
        NBUSYBKE_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 14 - FIFO Control"]
    #[inline(always)]
    pub fn fifocon(&self) -> FIFOCON_R {
        FIFOCON_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 17 - Pipe Freeze"]
    #[inline(always)]
    pub fn pfreeze(&self) -> PFREEZE_R {
        PFREEZE_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - Data Toggle Initialization"]
    #[inline(always)]
    pub fn initdtgl(&self) -> INITDTGL_R {
        INITDTGL_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - Bank Initialization"]
    #[inline(always)]
    pub fn initbk(&self) -> INITBK_R {
        INITBK_R::new(((self.bits >> 19) & 1) != 0)
    }
}
#[doc = "Pipe Control Register\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [upcon6](index.html) module"]
pub struct UPCON6_SPEC;
impl crate::RegisterSpec for UPCON6_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [upcon6::R](R) reader structure"]
impl crate::Readable for UPCON6_SPEC {
    type Reader = R;
}
#[doc = "`reset()` method sets UPCON6 to value 0"]
impl crate::Resettable for UPCON6_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}