Module atsam4e8e_pac::dmac

source ·
Expand description

DMA Controller

Modules

  • cfg0
    DMAC Channel Configuration Register (ch_num = 0)
  • cfg1
    DMAC Channel Configuration Register (ch_num = 1)
  • cfg2
    DMAC Channel Configuration Register (ch_num = 2)
  • cfg3
    DMAC Channel Configuration Register (ch_num = 3)
  • chdr
    DMAC Channel Handler Disable Register
  • cher
    DMAC Channel Handler Enable Register
  • chsr
    DMAC Channel Handler Status Register
  • creq
    DMAC Software Chunk Transfer Request Register
  • ctrla0
    DMAC Channel Control A Register (ch_num = 0)
  • ctrla1
    DMAC Channel Control A Register (ch_num = 1)
  • ctrla2
    DMAC Channel Control A Register (ch_num = 2)
  • ctrla3
    DMAC Channel Control A Register (ch_num = 3)
  • ctrlb0
    DMAC Channel Control B Register (ch_num = 0)
  • ctrlb1
    DMAC Channel Control B Register (ch_num = 1)
  • ctrlb2
    DMAC Channel Control B Register (ch_num = 2)
  • ctrlb3
    DMAC Channel Control B Register (ch_num = 3)
  • daddr0
    DMAC Channel Destination Address Register (ch_num = 0)
  • daddr1
    DMAC Channel Destination Address Register (ch_num = 1)
  • daddr2
    DMAC Channel Destination Address Register (ch_num = 2)
  • daddr3
    DMAC Channel Destination Address Register (ch_num = 3)
  • dscr0
    DMAC Channel Descriptor Address Register (ch_num = 0)
  • dscr1
    DMAC Channel Descriptor Address Register (ch_num = 1)
  • dscr2
    DMAC Channel Descriptor Address Register (ch_num = 2)
  • dscr3
    DMAC Channel Descriptor Address Register (ch_num = 3)
  • ebcidr
    DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Disable register.
  • ebcier
    DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Enable register.
  • ebcimr
    DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Mask Register.
  • ebcisr
    DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Status Register.
  • en
    DMAC Enable Register
  • gcfg
    DMAC Global Configuration Register
  • last
    DMAC Software Last Transfer Flag Register
  • saddr0
    DMAC Channel Source Address Register (ch_num = 0)
  • saddr1
    DMAC Channel Source Address Register (ch_num = 1)
  • saddr2
    DMAC Channel Source Address Register (ch_num = 2)
  • saddr3
    DMAC Channel Source Address Register (ch_num = 3)
  • sreq
    DMAC Software Single Request Register
  • wpmr
    DMAC Write Protect Mode Register
  • wpsr
    DMAC Write Protect Status Register

Structs

Type Definitions

  • CFG0
    CFG0 (rw) register accessor: an alias for Reg<CFG0_SPEC>
  • CFG1
    CFG1 (rw) register accessor: an alias for Reg<CFG1_SPEC>
  • CFG2
    CFG2 (rw) register accessor: an alias for Reg<CFG2_SPEC>
  • CFG3
    CFG3 (rw) register accessor: an alias for Reg<CFG3_SPEC>
  • CHDR
    CHDR (w) register accessor: an alias for Reg<CHDR_SPEC>
  • CHER
    CHER (w) register accessor: an alias for Reg<CHER_SPEC>
  • CHSR
    CHSR (r) register accessor: an alias for Reg<CHSR_SPEC>
  • CREQ
    CREQ (rw) register accessor: an alias for Reg<CREQ_SPEC>
  • CTRLA0
    CTRLA0 (rw) register accessor: an alias for Reg<CTRLA0_SPEC>
  • CTRLA1
    CTRLA1 (rw) register accessor: an alias for Reg<CTRLA1_SPEC>
  • CTRLA2
    CTRLA2 (rw) register accessor: an alias for Reg<CTRLA2_SPEC>
  • CTRLA3
    CTRLA3 (rw) register accessor: an alias for Reg<CTRLA3_SPEC>
  • CTRLB0
    CTRLB0 (rw) register accessor: an alias for Reg<CTRLB0_SPEC>
  • CTRLB1
    CTRLB1 (rw) register accessor: an alias for Reg<CTRLB1_SPEC>
  • CTRLB2
    CTRLB2 (rw) register accessor: an alias for Reg<CTRLB2_SPEC>
  • CTRLB3
    CTRLB3 (rw) register accessor: an alias for Reg<CTRLB3_SPEC>
  • DADDR0
    DADDR0 (rw) register accessor: an alias for Reg<DADDR0_SPEC>
  • DADDR1
    DADDR1 (rw) register accessor: an alias for Reg<DADDR1_SPEC>
  • DADDR2
    DADDR2 (rw) register accessor: an alias for Reg<DADDR2_SPEC>
  • DADDR3
    DADDR3 (rw) register accessor: an alias for Reg<DADDR3_SPEC>
  • DSCR0
    DSCR0 (rw) register accessor: an alias for Reg<DSCR0_SPEC>
  • DSCR1
    DSCR1 (rw) register accessor: an alias for Reg<DSCR1_SPEC>
  • DSCR2
    DSCR2 (rw) register accessor: an alias for Reg<DSCR2_SPEC>
  • DSCR3
    DSCR3 (rw) register accessor: an alias for Reg<DSCR3_SPEC>
  • EBCIDR
    EBCIDR (w) register accessor: an alias for Reg<EBCIDR_SPEC>
  • EBCIER
    EBCIER (w) register accessor: an alias for Reg<EBCIER_SPEC>
  • EBCIMR
    EBCIMR (r) register accessor: an alias for Reg<EBCIMR_SPEC>
  • EBCISR
    EBCISR (r) register accessor: an alias for Reg<EBCISR_SPEC>
  • EN
    EN (rw) register accessor: an alias for Reg<EN_SPEC>
  • GCFG
    GCFG (rw) register accessor: an alias for Reg<GCFG_SPEC>
  • LAST
    LAST (rw) register accessor: an alias for Reg<LAST_SPEC>
  • SADDR0
    SADDR0 (rw) register accessor: an alias for Reg<SADDR0_SPEC>
  • SADDR1
    SADDR1 (rw) register accessor: an alias for Reg<SADDR1_SPEC>
  • SADDR2
    SADDR2 (rw) register accessor: an alias for Reg<SADDR2_SPEC>
  • SADDR3
    SADDR3 (rw) register accessor: an alias for Reg<SADDR3_SPEC>
  • SREQ
    SREQ (rw) register accessor: an alias for Reg<SREQ_SPEC>
  • WPMR
    WPMR (rw) register accessor: an alias for Reg<WPMR_SPEC>
  • WPSR
    WPSR (r) register accessor: an alias for Reg<WPSR_SPEC>