1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480

#[doc = r"Register block"]
#[repr(C)]
pub struct RegisterBlock {
    #[doc = "0x00 - FIFO Access Port"]
    pub fifo: FIFO,
    _reserved1: [u8; 252usize],
    #[doc = "0x100 - FIFO size and remaining slots open values"]
    pub fifoptr: FIFOPTR,
    #[doc = "0x104 - FIFO Threshold Configuration"]
    pub fifothr: FIFOTHR,
    #[doc = "0x108 - FIFO POP register"]
    pub fifopop: FIFOPOP,
    #[doc = "0x10c - FIFO PUSH register"]
    pub fifopush: FIFOPUSH,
    #[doc = "0x110 - FIFO Control"]
    pub fifoctrl: FIFOCTRL,
    #[doc = "0x114 - FIFO Pointers"]
    pub fifoloc: FIFOLOC,
    _reserved7: [u8; 232usize],
    #[doc = "0x200 - IO Master Interrupts: Enable"]
    pub inten: INTEN,
    #[doc = "0x204 - IO Master Interrupts: Status"]
    pub intstat: INTSTAT,
    #[doc = "0x208 - IO Master Interrupts: Clear"]
    pub intclr: INTCLR,
    #[doc = "0x20c - IO Master Interrupts: Set"]
    pub intset: INTSET,
    #[doc = "0x210 - I/O Clock Configuration"]
    pub clkcfg: CLKCFG,
    #[doc = "0x214 - Submodule control"]
    pub submodctrl: SUBMODCTRL,
    #[doc = "0x218 - Command and Offset"]
    pub cmd: CMD,
    #[doc = "0x21c - DCX Control"]
    pub dcx: DCX,
    #[doc = "0x220 - High order 2 bytes of 3 byte offset for IO transaction"]
    pub offsethi: OFFSETHI,
    #[doc = "0x224 - Command status"]
    pub cmdstat: CMDSTAT,
    _reserved17: [u8; 24usize],
    #[doc = "0x240 - DMA Trigger Enable"]
    pub dmatrigen: DMATRIGEN,
    #[doc = "0x244 - DMA Trigger Status"]
    pub dmatrigstat: DMATRIGSTAT,
    _reserved19: [u8; 56usize],
    #[doc = "0x280 - DMA Configuration"]
    pub dmacfg: DMACFG,
    _reserved20: [u8; 4usize],
    #[doc = "0x288 - DMA Total Transfer Count"]
    pub dmatotcount: DMATOTCOUNT,
    #[doc = "0x28c - DMA Target Address"]
    pub dmatargaddr: DMATARGADDR,
    #[doc = "0x290 - DMA Status"]
    pub dmastat: DMASTAT,
    #[doc = "0x294 - Command Queue Configuration"]
    pub cqcfg: CQCFG,
    #[doc = "0x298 - CQ Target Read Address"]
    pub cqaddr: CQADDR,
    #[doc = "0x29c - Command Queue Status"]
    pub cqstat: CQSTAT,
    #[doc = "0x2a0 - Command Queue Flag"]
    pub cqflags: CQFLAGS,
    #[doc = "0x2a4 - Command Queue Flag Set/Clear"]
    pub cqsetclear: CQSETCLEAR,
    #[doc = "0x2a8 - Command Queue Pause Enable"]
    pub cqpauseen: CQPAUSEEN,
    #[doc = "0x2ac - IOM Command Queue current index value . Compared to the CQENDIDX reg contents to generate the IDXEQ Pause event for command queue"]
    pub cqcuridx: CQCURIDX,
    #[doc = "0x2b0 - IOM Command Queue current index value . Compared to the CQCURIDX reg contents to generate the IDXEQ Pause event for command queue"]
    pub cqendidx: CQENDIDX,
    #[doc = "0x2b4 - IOM Module Status"]
    pub status: STATUS,
    _reserved32: [u8; 72usize],
    #[doc = "0x300 - SPI module master configuration"]
    pub mspicfg: MSPICFG,
    _reserved33: [u8; 252usize],
    #[doc = "0x400 - I2C Master configuration"]
    pub mi2ccfg: MI2CCFG,
    #[doc = "0x404 - I2C Device Configuration register"]
    pub devcfg: DEVCFG,
    _reserved35: [u8; 8usize],
    #[doc = "0x410 - IOM Debug"]
    pub iomdbg: IOMDBG,
}
#[doc = "FIFO Access Port\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [fifo](fifo) module"]
pub type FIFO = crate::Reg<u32, _FIFO>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _FIFO;
#[doc = "`read()` method returns [fifo::R](fifo::R) reader structure"]
impl crate::Readable for FIFO {}
#[doc = "`write(|w| ..)` method takes [fifo::W](fifo::W) writer structure"]
impl crate::Writable for FIFO {}
#[doc = "FIFO Access Port"]
pub mod fifo;
#[doc = "FIFO size and remaining slots open values\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [fifoptr](fifoptr) module"]
pub type FIFOPTR = crate::Reg<u32, _FIFOPTR>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _FIFOPTR;
#[doc = "`read()` method returns [fifoptr::R](fifoptr::R) reader structure"]
impl crate::Readable for FIFOPTR {}
#[doc = "`write(|w| ..)` method takes [fifoptr::W](fifoptr::W) writer structure"]
impl crate::Writable for FIFOPTR {}
#[doc = "FIFO size and remaining slots open values"]
pub mod fifoptr;
#[doc = "FIFO Threshold Configuration\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [fifothr](fifothr) module"]
pub type FIFOTHR = crate::Reg<u32, _FIFOTHR>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _FIFOTHR;
#[doc = "`read()` method returns [fifothr::R](fifothr::R) reader structure"]
impl crate::Readable for FIFOTHR {}
#[doc = "`write(|w| ..)` method takes [fifothr::W](fifothr::W) writer structure"]
impl crate::Writable for FIFOTHR {}
#[doc = "FIFO Threshold Configuration"]
pub mod fifothr;
#[doc = "FIFO POP register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [fifopop](fifopop) module"]
pub type FIFOPOP = crate::Reg<u32, _FIFOPOP>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _FIFOPOP;
#[doc = "`read()` method returns [fifopop::R](fifopop::R) reader structure"]
impl crate::Readable for FIFOPOP {}
#[doc = "`write(|w| ..)` method takes [fifopop::W](fifopop::W) writer structure"]
impl crate::Writable for FIFOPOP {}
#[doc = "FIFO POP register"]
pub mod fifopop;
#[doc = "FIFO PUSH register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [fifopush](fifopush) module"]
pub type FIFOPUSH = crate::Reg<u32, _FIFOPUSH>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _FIFOPUSH;
#[doc = "`read()` method returns [fifopush::R](fifopush::R) reader structure"]
impl crate::Readable for FIFOPUSH {}
#[doc = "`write(|w| ..)` method takes [fifopush::W](fifopush::W) writer structure"]
impl crate::Writable for FIFOPUSH {}
#[doc = "FIFO PUSH register"]
pub mod fifopush;
#[doc = "FIFO Control\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [fifoctrl](fifoctrl) module"]
pub type FIFOCTRL = crate::Reg<u32, _FIFOCTRL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _FIFOCTRL;
#[doc = "`read()` method returns [fifoctrl::R](fifoctrl::R) reader structure"]
impl crate::Readable for FIFOCTRL {}
#[doc = "`write(|w| ..)` method takes [fifoctrl::W](fifoctrl::W) writer structure"]
impl crate::Writable for FIFOCTRL {}
#[doc = "FIFO Control"]
pub mod fifoctrl;
#[doc = "FIFO Pointers\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [fifoloc](fifoloc) module"]
pub type FIFOLOC = crate::Reg<u32, _FIFOLOC>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _FIFOLOC;
#[doc = "`read()` method returns [fifoloc::R](fifoloc::R) reader structure"]
impl crate::Readable for FIFOLOC {}
#[doc = "`write(|w| ..)` method takes [fifoloc::W](fifoloc::W) writer structure"]
impl crate::Writable for FIFOLOC {}
#[doc = "FIFO Pointers"]
pub mod fifoloc;
#[doc = "IO Master Interrupts: Enable\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [inten](inten) module"]
pub type INTEN = crate::Reg<u32, _INTEN>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _INTEN;
#[doc = "`read()` method returns [inten::R](inten::R) reader structure"]
impl crate::Readable for INTEN {}
#[doc = "`write(|w| ..)` method takes [inten::W](inten::W) writer structure"]
impl crate::Writable for INTEN {}
#[doc = "IO Master Interrupts: Enable"]
pub mod inten;
#[doc = "IO Master Interrupts: Status\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [intstat](intstat) module"]
pub type INTSTAT = crate::Reg<u32, _INTSTAT>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _INTSTAT;
#[doc = "`read()` method returns [intstat::R](intstat::R) reader structure"]
impl crate::Readable for INTSTAT {}
#[doc = "`write(|w| ..)` method takes [intstat::W](intstat::W) writer structure"]
impl crate::Writable for INTSTAT {}
#[doc = "IO Master Interrupts: Status"]
pub mod intstat;
#[doc = "IO Master Interrupts: Clear\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [intclr](intclr) module"]
pub type INTCLR = crate::Reg<u32, _INTCLR>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _INTCLR;
#[doc = "`read()` method returns [intclr::R](intclr::R) reader structure"]
impl crate::Readable for INTCLR {}
#[doc = "`write(|w| ..)` method takes [intclr::W](intclr::W) writer structure"]
impl crate::Writable for INTCLR {}
#[doc = "IO Master Interrupts: Clear"]
pub mod intclr;
#[doc = "IO Master Interrupts: Set\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [intset](intset) module"]
pub type INTSET = crate::Reg<u32, _INTSET>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _INTSET;
#[doc = "`read()` method returns [intset::R](intset::R) reader structure"]
impl crate::Readable for INTSET {}
#[doc = "`write(|w| ..)` method takes [intset::W](intset::W) writer structure"]
impl crate::Writable for INTSET {}
#[doc = "IO Master Interrupts: Set"]
pub mod intset;
#[doc = "I/O Clock Configuration\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [clkcfg](clkcfg) module"]
pub type CLKCFG = crate::Reg<u32, _CLKCFG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CLKCFG;
#[doc = "`read()` method returns [clkcfg::R](clkcfg::R) reader structure"]
impl crate::Readable for CLKCFG {}
#[doc = "`write(|w| ..)` method takes [clkcfg::W](clkcfg::W) writer structure"]
impl crate::Writable for CLKCFG {}
#[doc = "I/O Clock Configuration"]
pub mod clkcfg;
#[doc = "Submodule control\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [submodctrl](submodctrl) module"]
pub type SUBMODCTRL = crate::Reg<u32, _SUBMODCTRL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _SUBMODCTRL;
#[doc = "`read()` method returns [submodctrl::R](submodctrl::R) reader structure"]
impl crate::Readable for SUBMODCTRL {}
#[doc = "`write(|w| ..)` method takes [submodctrl::W](submodctrl::W) writer structure"]
impl crate::Writable for SUBMODCTRL {}
#[doc = "Submodule control"]
pub mod submodctrl;
#[doc = "Command and Offset\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cmd](cmd) module"]
pub type CMD = crate::Reg<u32, _CMD>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CMD;
#[doc = "`read()` method returns [cmd::R](cmd::R) reader structure"]
impl crate::Readable for CMD {}
#[doc = "`write(|w| ..)` method takes [cmd::W](cmd::W) writer structure"]
impl crate::Writable for CMD {}
#[doc = "Command and Offset"]
pub mod cmd;
#[doc = "DCX Control\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [dcx](dcx) module"]
pub type DCX = crate::Reg<u32, _DCX>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _DCX;
#[doc = "`read()` method returns [dcx::R](dcx::R) reader structure"]
impl crate::Readable for DCX {}
#[doc = "`write(|w| ..)` method takes [dcx::W](dcx::W) writer structure"]
impl crate::Writable for DCX {}
#[doc = "DCX Control"]
pub mod dcx;
#[doc = "High order 2 bytes of 3 byte offset for IO transaction\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [offsethi](offsethi) module"]
pub type OFFSETHI = crate::Reg<u32, _OFFSETHI>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _OFFSETHI;
#[doc = "`read()` method returns [offsethi::R](offsethi::R) reader structure"]
impl crate::Readable for OFFSETHI {}
#[doc = "`write(|w| ..)` method takes [offsethi::W](offsethi::W) writer structure"]
impl crate::Writable for OFFSETHI {}
#[doc = "High order 2 bytes of 3 byte offset for IO transaction"]
pub mod offsethi;
#[doc = "Command status\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cmdstat](cmdstat) module"]
pub type CMDSTAT = crate::Reg<u32, _CMDSTAT>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CMDSTAT;
#[doc = "`read()` method returns [cmdstat::R](cmdstat::R) reader structure"]
impl crate::Readable for CMDSTAT {}
#[doc = "`write(|w| ..)` method takes [cmdstat::W](cmdstat::W) writer structure"]
impl crate::Writable for CMDSTAT {}
#[doc = "Command status"]
pub mod cmdstat;
#[doc = "DMA Trigger Enable\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [dmatrigen](dmatrigen) module"]
pub type DMATRIGEN = crate::Reg<u32, _DMATRIGEN>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _DMATRIGEN;
#[doc = "`read()` method returns [dmatrigen::R](dmatrigen::R) reader structure"]
impl crate::Readable for DMATRIGEN {}
#[doc = "`write(|w| ..)` method takes [dmatrigen::W](dmatrigen::W) writer structure"]
impl crate::Writable for DMATRIGEN {}
#[doc = "DMA Trigger Enable"]
pub mod dmatrigen;
#[doc = "DMA Trigger Status\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [dmatrigstat](dmatrigstat) module"]
pub type DMATRIGSTAT = crate::Reg<u32, _DMATRIGSTAT>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _DMATRIGSTAT;
#[doc = "`read()` method returns [dmatrigstat::R](dmatrigstat::R) reader structure"]
impl crate::Readable for DMATRIGSTAT {}
#[doc = "`write(|w| ..)` method takes [dmatrigstat::W](dmatrigstat::W) writer structure"]
impl crate::Writable for DMATRIGSTAT {}
#[doc = "DMA Trigger Status"]
pub mod dmatrigstat;
#[doc = "DMA Configuration\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [dmacfg](dmacfg) module"]
pub type DMACFG = crate::Reg<u32, _DMACFG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _DMACFG;
#[doc = "`read()` method returns [dmacfg::R](dmacfg::R) reader structure"]
impl crate::Readable for DMACFG {}
#[doc = "`write(|w| ..)` method takes [dmacfg::W](dmacfg::W) writer structure"]
impl crate::Writable for DMACFG {}
#[doc = "DMA Configuration"]
pub mod dmacfg;
#[doc = "DMA Total Transfer Count\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [dmatotcount](dmatotcount) module"]
pub type DMATOTCOUNT = crate::Reg<u32, _DMATOTCOUNT>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _DMATOTCOUNT;
#[doc = "`read()` method returns [dmatotcount::R](dmatotcount::R) reader structure"]
impl crate::Readable for DMATOTCOUNT {}
#[doc = "`write(|w| ..)` method takes [dmatotcount::W](dmatotcount::W) writer structure"]
impl crate::Writable for DMATOTCOUNT {}
#[doc = "DMA Total Transfer Count"]
pub mod dmatotcount;
#[doc = "DMA Target Address\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [dmatargaddr](dmatargaddr) module"]
pub type DMATARGADDR = crate::Reg<u32, _DMATARGADDR>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _DMATARGADDR;
#[doc = "`read()` method returns [dmatargaddr::R](dmatargaddr::R) reader structure"]
impl crate::Readable for DMATARGADDR {}
#[doc = "`write(|w| ..)` method takes [dmatargaddr::W](dmatargaddr::W) writer structure"]
impl crate::Writable for DMATARGADDR {}
#[doc = "DMA Target Address"]
pub mod dmatargaddr;
#[doc = "DMA Status\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [dmastat](dmastat) module"]
pub type DMASTAT = crate::Reg<u32, _DMASTAT>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _DMASTAT;
#[doc = "`read()` method returns [dmastat::R](dmastat::R) reader structure"]
impl crate::Readable for DMASTAT {}
#[doc = "`write(|w| ..)` method takes [dmastat::W](dmastat::W) writer structure"]
impl crate::Writable for DMASTAT {}
#[doc = "DMA Status"]
pub mod dmastat;
#[doc = "Command Queue Configuration\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cqcfg](cqcfg) module"]
pub type CQCFG = crate::Reg<u32, _CQCFG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CQCFG;
#[doc = "`read()` method returns [cqcfg::R](cqcfg::R) reader structure"]
impl crate::Readable for CQCFG {}
#[doc = "`write(|w| ..)` method takes [cqcfg::W](cqcfg::W) writer structure"]
impl crate::Writable for CQCFG {}
#[doc = "Command Queue Configuration"]
pub mod cqcfg;
#[doc = "CQ Target Read Address\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cqaddr](cqaddr) module"]
pub type CQADDR = crate::Reg<u32, _CQADDR>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CQADDR;
#[doc = "`read()` method returns [cqaddr::R](cqaddr::R) reader structure"]
impl crate::Readable for CQADDR {}
#[doc = "`write(|w| ..)` method takes [cqaddr::W](cqaddr::W) writer structure"]
impl crate::Writable for CQADDR {}
#[doc = "CQ Target Read Address"]
pub mod cqaddr;
#[doc = "Command Queue Status\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cqstat](cqstat) module"]
pub type CQSTAT = crate::Reg<u32, _CQSTAT>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CQSTAT;
#[doc = "`read()` method returns [cqstat::R](cqstat::R) reader structure"]
impl crate::Readable for CQSTAT {}
#[doc = "`write(|w| ..)` method takes [cqstat::W](cqstat::W) writer structure"]
impl crate::Writable for CQSTAT {}
#[doc = "Command Queue Status"]
pub mod cqstat;
#[doc = "Command Queue Flag\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cqflags](cqflags) module"]
pub type CQFLAGS = crate::Reg<u32, _CQFLAGS>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CQFLAGS;
#[doc = "`read()` method returns [cqflags::R](cqflags::R) reader structure"]
impl crate::Readable for CQFLAGS {}
#[doc = "`write(|w| ..)` method takes [cqflags::W](cqflags::W) writer structure"]
impl crate::Writable for CQFLAGS {}
#[doc = "Command Queue Flag"]
pub mod cqflags;
#[doc = "Command Queue Flag Set/Clear\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cqsetclear](cqsetclear) module"]
pub type CQSETCLEAR = crate::Reg<u32, _CQSETCLEAR>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CQSETCLEAR;
#[doc = "`read()` method returns [cqsetclear::R](cqsetclear::R) reader structure"]
impl crate::Readable for CQSETCLEAR {}
#[doc = "`write(|w| ..)` method takes [cqsetclear::W](cqsetclear::W) writer structure"]
impl crate::Writable for CQSETCLEAR {}
#[doc = "Command Queue Flag Set/Clear"]
pub mod cqsetclear;
#[doc = "Command Queue Pause Enable\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cqpauseen](cqpauseen) module"]
pub type CQPAUSEEN = crate::Reg<u32, _CQPAUSEEN>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CQPAUSEEN;
#[doc = "`read()` method returns [cqpauseen::R](cqpauseen::R) reader structure"]
impl crate::Readable for CQPAUSEEN {}
#[doc = "`write(|w| ..)` method takes [cqpauseen::W](cqpauseen::W) writer structure"]
impl crate::Writable for CQPAUSEEN {}
#[doc = "Command Queue Pause Enable"]
pub mod cqpauseen;
#[doc = "IOM Command Queue current index value . Compared to the CQENDIDX reg contents to generate the IDXEQ Pause event for command queue\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cqcuridx](cqcuridx) module"]
pub type CQCURIDX = crate::Reg<u32, _CQCURIDX>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CQCURIDX;
#[doc = "`read()` method returns [cqcuridx::R](cqcuridx::R) reader structure"]
impl crate::Readable for CQCURIDX {}
#[doc = "`write(|w| ..)` method takes [cqcuridx::W](cqcuridx::W) writer structure"]
impl crate::Writable for CQCURIDX {}
#[doc = "IOM Command Queue current index value . Compared to the CQENDIDX reg contents to generate the IDXEQ Pause event for command queue"]
pub mod cqcuridx;
#[doc = "IOM Command Queue current index value . Compared to the CQCURIDX reg contents to generate the IDXEQ Pause event for command queue\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cqendidx](cqendidx) module"]
pub type CQENDIDX = crate::Reg<u32, _CQENDIDX>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CQENDIDX;
#[doc = "`read()` method returns [cqendidx::R](cqendidx::R) reader structure"]
impl crate::Readable for CQENDIDX {}
#[doc = "`write(|w| ..)` method takes [cqendidx::W](cqendidx::W) writer structure"]
impl crate::Writable for CQENDIDX {}
#[doc = "IOM Command Queue current index value . Compared to the CQCURIDX reg contents to generate the IDXEQ Pause event for command queue"]
pub mod cqendidx;
#[doc = "IOM Module Status\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [status](status) module"]
pub type STATUS = crate::Reg<u32, _STATUS>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _STATUS;
#[doc = "`read()` method returns [status::R](status::R) reader structure"]
impl crate::Readable for STATUS {}
#[doc = "`write(|w| ..)` method takes [status::W](status::W) writer structure"]
impl crate::Writable for STATUS {}
#[doc = "IOM Module Status"]
pub mod status;
#[doc = "SPI module master configuration\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [mspicfg](mspicfg) module"]
pub type MSPICFG = crate::Reg<u32, _MSPICFG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _MSPICFG;
#[doc = "`read()` method returns [mspicfg::R](mspicfg::R) reader structure"]
impl crate::Readable for MSPICFG {}
#[doc = "`write(|w| ..)` method takes [mspicfg::W](mspicfg::W) writer structure"]
impl crate::Writable for MSPICFG {}
#[doc = "SPI module master configuration"]
pub mod mspicfg;
#[doc = "I2C Master configuration\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [mi2ccfg](mi2ccfg) module"]
pub type MI2CCFG = crate::Reg<u32, _MI2CCFG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _MI2CCFG;
#[doc = "`read()` method returns [mi2ccfg::R](mi2ccfg::R) reader structure"]
impl crate::Readable for MI2CCFG {}
#[doc = "`write(|w| ..)` method takes [mi2ccfg::W](mi2ccfg::W) writer structure"]
impl crate::Writable for MI2CCFG {}
#[doc = "I2C Master configuration"]
pub mod mi2ccfg;
#[doc = "I2C Device Configuration register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [devcfg](devcfg) module"]
pub type DEVCFG = crate::Reg<u32, _DEVCFG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _DEVCFG;
#[doc = "`read()` method returns [devcfg::R](devcfg::R) reader structure"]
impl crate::Readable for DEVCFG {}
#[doc = "`write(|w| ..)` method takes [devcfg::W](devcfg::W) writer structure"]
impl crate::Writable for DEVCFG {}
#[doc = "I2C Device Configuration register"]
pub mod devcfg;
#[doc = "IOM Debug\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [iomdbg](iomdbg) module"]
pub type IOMDBG = crate::Reg<u32, _IOMDBG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _IOMDBG;
#[doc = "`read()` method returns [iomdbg::R](iomdbg::R) reader structure"]
impl crate::Readable for IOMDBG {}
#[doc = "`write(|w| ..)` method takes [iomdbg::W](iomdbg::W) writer structure"]
impl crate::Writable for IOMDBG {}
#[doc = "IOM Debug"]
pub mod iomdbg;