1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166
#[doc = "Reader of register CFG"] pub type R = crate::R<u32, super::CFG>; #[doc = "Writer for register CFG"] pub type W = crate::W<u32, super::CFG>; #[doc = "Register CFG `reset()`'s with value 0"] impl crate::ResetValue for super::CFG { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `INTVAL`"] pub type INTVAL_R = crate::R<u8, u8>; #[doc = "Write proxy for field `INTVAL`"] pub struct INTVAL_W<'a> { w: &'a mut W, } impl<'a> INTVAL_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0xff << 16)) | (((value as u32) & 0xff) << 16); self.w } } #[doc = "Reader of field `RESVAL`"] pub type RESVAL_R = crate::R<u8, u8>; #[doc = "Write proxy for field `RESVAL`"] pub struct RESVAL_W<'a> { w: &'a mut W, } impl<'a> RESVAL_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0xff << 8)) | (((value as u32) & 0xff) << 8); self.w } } #[doc = "Reader of field `RESEN`"] pub type RESEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RESEN`"] pub struct RESEN_W<'a> { w: &'a mut W, } impl<'a> RESEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2); self.w } } #[doc = "Reader of field `INTEN`"] pub type INTEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `INTEN`"] pub struct INTEN_W<'a> { w: &'a mut W, } impl<'a> INTEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "Reader of field `WDTEN`"] pub type WDTEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `WDTEN`"] pub struct WDTEN_W<'a> { w: &'a mut W, } impl<'a> WDTEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } impl R { #[doc = "Bits 16:23 - This bitfield is the compare value for counter bits 7:0 to generate a watchdog interrupt."] #[inline(always)] pub fn intval(&self) -> INTVAL_R { INTVAL_R::new(((self.bits >> 16) & 0xff) as u8) } #[doc = "Bits 8:15 - This bitfield is the compare value for counter bits 7:0 to generate a watchdog reset."] #[inline(always)] pub fn resval(&self) -> RESVAL_R { RESVAL_R::new(((self.bits >> 8) & 0xff) as u8) } #[doc = "Bit 2 - This bitfield enables the WDT reset."] #[inline(always)] pub fn resen(&self) -> RESEN_R { RESEN_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 1 - This bitfield enables the WDT interrupt. Note : This bit must be set before the interrupt status bit will reflect a watchdog timer expiration. The IER interrupt register must also be enabled for a WDT interrupt to be sent to the NVIC."] #[inline(always)] pub fn inten(&self) -> INTEN_R { INTEN_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 0 - This bitfield enables the WDT."] #[inline(always)] pub fn wdten(&self) -> WDTEN_R { WDTEN_R::new((self.bits & 0x01) != 0) } } impl W { #[doc = "Bits 16:23 - This bitfield is the compare value for counter bits 7:0 to generate a watchdog interrupt."] #[inline(always)] pub fn intval(&mut self) -> INTVAL_W { INTVAL_W { w: self } } #[doc = "Bits 8:15 - This bitfield is the compare value for counter bits 7:0 to generate a watchdog reset."] #[inline(always)] pub fn resval(&mut self) -> RESVAL_W { RESVAL_W { w: self } } #[doc = "Bit 2 - This bitfield enables the WDT reset."] #[inline(always)] pub fn resen(&mut self) -> RESEN_W { RESEN_W { w: self } } #[doc = "Bit 1 - This bitfield enables the WDT interrupt. Note : This bit must be set before the interrupt status bit will reflect a watchdog timer expiration. The IER interrupt register must also be enabled for a WDT interrupt to be sent to the NVIC."] #[inline(always)] pub fn inten(&mut self) -> INTEN_W { INTEN_W { w: self } } #[doc = "Bit 0 - This bitfield enables the WDT."] #[inline(always)] pub fn wdten(&mut self) -> WDTEN_W { WDTEN_W { w: self } } }