1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465
#[doc = "Reader of register CFG"] pub type R = crate::R<u32, super::CFG>; #[doc = "Writer for register CFG"] pub type W = crate::W<u32, super::CFG>; #[doc = "Register CFG `reset()`'s with value 0"] impl crate::ResetValue for super::CFG { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "IOSLAVE interface enable.\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum IFCEN_A { #[doc = "0: Disable the IOSLAVE"] DIS = 0, #[doc = "1: Enable the IOSLAVE"] EN = 1, } impl From<IFCEN_A> for bool { #[inline(always)] fn from(variant: IFCEN_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `IFCEN`"] pub type IFCEN_R = crate::R<bool, IFCEN_A>; impl IFCEN_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> IFCEN_A { match self.bits { false => IFCEN_A::DIS, true => IFCEN_A::EN, } } #[doc = "Checks if the value of the field is `DIS`"] #[inline(always)] pub fn is_dis(&self) -> bool { *self == IFCEN_A::DIS } #[doc = "Checks if the value of the field is `EN`"] #[inline(always)] pub fn is_en(&self) -> bool { *self == IFCEN_A::EN } } #[doc = "Write proxy for field `IFCEN`"] pub struct IFCEN_W<'a> { w: &'a mut W, } impl<'a> IFCEN_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: IFCEN_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Disable the IOSLAVE"] #[inline(always)] pub fn dis(self) -> &'a mut W { self.variant(IFCEN_A::DIS) } #[doc = "Enable the IOSLAVE"] #[inline(always)] pub fn en(self) -> &'a mut W { self.variant(IFCEN_A::EN) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 31)) | (((value as u32) & 0x01) << 31); self.w } } #[doc = "Reader of field `I2CADDR`"] pub type I2CADDR_R = crate::R<u16, u16>; #[doc = "Write proxy for field `I2CADDR`"] pub struct I2CADDR_W<'a> { w: &'a mut W, } impl<'a> I2CADDR_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u16) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0fff << 8)) | (((value as u32) & 0x0fff) << 8); self.w } } #[doc = "This bit holds the cycle to initiate an I/O RAM read.\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum STARTRD_A { #[doc = "0: Initiate I/O RAM read late in each transferred byte."] LATE = 0, #[doc = "1: Initiate I/O RAM read early in each transferred byte."] EARLY = 1, } impl From<STARTRD_A> for bool { #[inline(always)] fn from(variant: STARTRD_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `STARTRD`"] pub type STARTRD_R = crate::R<bool, STARTRD_A>; impl STARTRD_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> STARTRD_A { match self.bits { false => STARTRD_A::LATE, true => STARTRD_A::EARLY, } } #[doc = "Checks if the value of the field is `LATE`"] #[inline(always)] pub fn is_late(&self) -> bool { *self == STARTRD_A::LATE } #[doc = "Checks if the value of the field is `EARLY`"] #[inline(always)] pub fn is_early(&self) -> bool { *self == STARTRD_A::EARLY } } #[doc = "Write proxy for field `STARTRD`"] pub struct STARTRD_W<'a> { w: &'a mut W, } impl<'a> STARTRD_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: STARTRD_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Initiate I/O RAM read late in each transferred byte."] #[inline(always)] pub fn late(self) -> &'a mut W { self.variant(STARTRD_A::LATE) } #[doc = "Initiate I/O RAM read early in each transferred byte."] #[inline(always)] pub fn early(self) -> &'a mut W { self.variant(STARTRD_A::EARLY) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 4)) | (((value as u32) & 0x01) << 4); self.w } } #[doc = "This bit selects the transfer bit ordering.\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum LSB_A { #[doc = "0: Data is assumed to be sent and received with MSB first."] MSB_FIRST = 0, #[doc = "1: Data is assumed to be sent and received with LSB first."] LSB_FIRST = 1, } impl From<LSB_A> for bool { #[inline(always)] fn from(variant: LSB_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `LSB`"] pub type LSB_R = crate::R<bool, LSB_A>; impl LSB_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> LSB_A { match self.bits { false => LSB_A::MSB_FIRST, true => LSB_A::LSB_FIRST, } } #[doc = "Checks if the value of the field is `MSB_FIRST`"] #[inline(always)] pub fn is_msb_first(&self) -> bool { *self == LSB_A::MSB_FIRST } #[doc = "Checks if the value of the field is `LSB_FIRST`"] #[inline(always)] pub fn is_lsb_first(&self) -> bool { *self == LSB_A::LSB_FIRST } } #[doc = "Write proxy for field `LSB`"] pub struct LSB_W<'a> { w: &'a mut W, } impl<'a> LSB_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: LSB_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Data is assumed to be sent and received with MSB first."] #[inline(always)] pub fn msb_first(self) -> &'a mut W { self.variant(LSB_A::MSB_FIRST) } #[doc = "Data is assumed to be sent and received with LSB first."] #[inline(always)] pub fn lsb_first(self) -> &'a mut W { self.variant(LSB_A::LSB_FIRST) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2); self.w } } #[doc = "This bit selects SPI polarity.\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum SPOL_A { #[doc = "0: Polarity 0, handles SPI modes 0 and 3."] SPI_MODES_0_3 = 0, #[doc = "1: Polarity 1, handles SPI modes 1 and 2."] SPI_MODES_1_2 = 1, } impl From<SPOL_A> for bool { #[inline(always)] fn from(variant: SPOL_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `SPOL`"] pub type SPOL_R = crate::R<bool, SPOL_A>; impl SPOL_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> SPOL_A { match self.bits { false => SPOL_A::SPI_MODES_0_3, true => SPOL_A::SPI_MODES_1_2, } } #[doc = "Checks if the value of the field is `SPI_MODES_0_3`"] #[inline(always)] pub fn is_spi_modes_0_3(&self) -> bool { *self == SPOL_A::SPI_MODES_0_3 } #[doc = "Checks if the value of the field is `SPI_MODES_1_2`"] #[inline(always)] pub fn is_spi_modes_1_2(&self) -> bool { *self == SPOL_A::SPI_MODES_1_2 } } #[doc = "Write proxy for field `SPOL`"] pub struct SPOL_W<'a> { w: &'a mut W, } impl<'a> SPOL_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: SPOL_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Polarity 0, handles SPI modes 0 and 3."] #[inline(always)] pub fn spi_modes_0_3(self) -> &'a mut W { self.variant(SPOL_A::SPI_MODES_0_3) } #[doc = "Polarity 1, handles SPI modes 1 and 2."] #[inline(always)] pub fn spi_modes_1_2(self) -> &'a mut W { self.variant(SPOL_A::SPI_MODES_1_2) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "This bit selects the I/O interface.\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum IFCSEL_A { #[doc = "0: Selects I2C interface for the IO Slave."] I2C = 0, #[doc = "1: Selects SPI interface for the IO Slave."] SPI = 1, } impl From<IFCSEL_A> for bool { #[inline(always)] fn from(variant: IFCSEL_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `IFCSEL`"] pub type IFCSEL_R = crate::R<bool, IFCSEL_A>; impl IFCSEL_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> IFCSEL_A { match self.bits { false => IFCSEL_A::I2C, true => IFCSEL_A::SPI, } } #[doc = "Checks if the value of the field is `I2C`"] #[inline(always)] pub fn is_i2c(&self) -> bool { *self == IFCSEL_A::I2C } #[doc = "Checks if the value of the field is `SPI`"] #[inline(always)] pub fn is_spi(&self) -> bool { *self == IFCSEL_A::SPI } } #[doc = "Write proxy for field `IFCSEL`"] pub struct IFCSEL_W<'a> { w: &'a mut W, } impl<'a> IFCSEL_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: IFCSEL_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Selects I2C interface for the IO Slave."] #[inline(always)] pub fn i2c(self) -> &'a mut W { self.variant(IFCSEL_A::I2C) } #[doc = "Selects SPI interface for the IO Slave."] #[inline(always)] pub fn spi(self) -> &'a mut W { self.variant(IFCSEL_A::SPI) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } impl R { #[doc = "Bit 31 - IOSLAVE interface enable."] #[inline(always)] pub fn ifcen(&self) -> IFCEN_R { IFCEN_R::new(((self.bits >> 31) & 0x01) != 0) } #[doc = "Bits 8:19 - 7-bit or 10-bit I2C device address."] #[inline(always)] pub fn i2caddr(&self) -> I2CADDR_R { I2CADDR_R::new(((self.bits >> 8) & 0x0fff) as u16) } #[doc = "Bit 4 - This bit holds the cycle to initiate an I/O RAM read."] #[inline(always)] pub fn startrd(&self) -> STARTRD_R { STARTRD_R::new(((self.bits >> 4) & 0x01) != 0) } #[doc = "Bit 2 - This bit selects the transfer bit ordering."] #[inline(always)] pub fn lsb(&self) -> LSB_R { LSB_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 1 - This bit selects SPI polarity."] #[inline(always)] pub fn spol(&self) -> SPOL_R { SPOL_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 0 - This bit selects the I/O interface."] #[inline(always)] pub fn ifcsel(&self) -> IFCSEL_R { IFCSEL_R::new((self.bits & 0x01) != 0) } } impl W { #[doc = "Bit 31 - IOSLAVE interface enable."] #[inline(always)] pub fn ifcen(&mut self) -> IFCEN_W { IFCEN_W { w: self } } #[doc = "Bits 8:19 - 7-bit or 10-bit I2C device address."] #[inline(always)] pub fn i2caddr(&mut self) -> I2CADDR_W { I2CADDR_W { w: self } } #[doc = "Bit 4 - This bit holds the cycle to initiate an I/O RAM read."] #[inline(always)] pub fn startrd(&mut self) -> STARTRD_W { STARTRD_W { w: self } } #[doc = "Bit 2 - This bit selects the transfer bit ordering."] #[inline(always)] pub fn lsb(&mut self) -> LSB_W { LSB_W { w: self } } #[doc = "Bit 1 - This bit selects SPI polarity."] #[inline(always)] pub fn spol(&mut self) -> SPOL_W { SPOL_W { w: self } } #[doc = "Bit 0 - This bit selects the I/O interface."] #[inline(always)] pub fn ifcsel(&mut self) -> IFCSEL_W { IFCSEL_W { w: self } } }